Abstract: A power model for digital circuits with clock gating is proposed. The power states are defined by the values of clock gating enable signals. The power consumption for each power state is characterized by the lowlevel power analysis results. Experimental results show that the proposed power model achieves about 400 times faster analysis speed with less than 1% of error on average comparing to gate-level power models.
power models, low-level power analyses are extremely slow. Thus, the power analysis at RTL or gate-level is usually performed for a block in an SoC rather than the whole SoC. In this case, the total power consumption of an SoC is estimated by simply summing the power values of all blocks in the SoC. This results in an overestimated value of power consumption because all blocks in an SoC may not operate all the time. So, the current low-level power analysis of an SoC is neither accurate nor fast.
The power consumption of a circuit depends not only on functional complexities but also on various low level implementation details. For examples, various low power techniques such as clock gating, data gating, and power gating significantly affect the power consumption of a circuit. Note that these low power techniques are not manifest at higher level than RTL or gate-level. So, the power related implementation details at RTL or gate-level need to be back-annotated to the high-level power models for accurate power analysis.
Various high-level power modeling approaches back annotating RTL or lower level design information have been proposed [2, 3, 4] . All of these approaches need to know the behavior of the target circuit in detail for power modeling. So it is very hard to automatically extract the power states using these approaches where a power state is a set of circuit states that show significantly different behavior in power consumption from others. An automatic high-level power modeling approach for IP circuits is proposed in [5] where user's discretion is still needed to reduce the number of power states for practical usage. We propose a high-level power model based on clock gating enable signals. Since the clock gating enable signals can be structurally extracted from a gate-level description, automatic power modeling is possible without knowing design details. Note that current practices of designing SoCs reuse many of existing legacy IP circuits whose RTL or gate-level designs are available. If an SoC contains an IP circuit whose RTL or gate-level description is not available, other behavioral synthesis based power modeling approaches such as [4] can be used.
The remainder of the paper is organized as follows. The proposed power model is discussed in Section 2. The power estimation based on a linear equation derived by multiple linear regression is discussed in Section 3. The experimental results are presented in Section 4 and a conclusion is drawn in Section 5.
Power modeling
Clock gating [6, 7] is a well-known low power design technique that reduces the dynamic power consumption of a circuit by making clock signals stable when it is possible. Clock gating reduces power consumptions not only on flip-flops but also on clock tree networks [6, 8] . It is reported that clock gating reduces dynamic power of a circuit upto 70% [6, 7] . This implies that the dynamic power consumption of a circuit varies much depending on the number of gated clocks. Thus, enabling or disabling of clock gating enable signals influences the dynamic power consumption of a circuit notably. From this observation, we propose a higher level power model based on the clock gating enable signals.
Consider a circuit C that has n clock gating enable signals EN C ¼ fen 1 ; . . . ; en i ; . . . ; en n g where en i for 1 i n controls n i clock gating cells CG i ¼ fcg i1 ; cg i2 ; . . . ; cg in i g. Then, there are n clock gating domains CGD C ¼ fcgd 1 ; . . . ; cgd j ; . . . ; cgd n g where cgd i whose dynamic power consumption is significantly affected by the value of enable signal en i . Consequently, a power state ps k of C can be defined by the combinations of the values V k ¼ fv 1 ; . . . v i ; . . . ; v n g of enable signals EN C where v i is the value of enable signal en i . A power state ps i in a circuit C is sensitized by an input sequence S if S makes C experience ps i while S is applied. Power state ps i is redundant if no input sequence sensitizes ps i . Identifying a redundant power state is an important problem and further research is needed.
For a non-redundant power state ps i , an average power (consumption) value p i is computed or characterized by using a representative set of input sequences at RTL or lower levels of design abstraction. A set S of input sequences is called a characterization sequence if S is used to characterize the power values of a power model. It is challenging to define a characterization sequence that sensitizes all nonredundant power states. In practice, most IP circuit designers have a comprehensive set of input sequences for functional verification purpose. We use the verification sequences as characterization sequences for our experiments. The uncharacterized non-redundant power states are handled by the multiple linear regression discussed in Section 3. Fig. 2 shows a snippet of cycle-by-cycle power estimation results of C1 at RTL or lower level. For each clock cycle, the values of enable signals in C1 can be translated to a power state, and the power value is obtained by a low level power analysis tool. In Fig. 2 , for power state ps 5 , low-level power values v 1 and v 3 may be different. The average of such low-level power values corresponding to ps 5 becomes power value p 5 . The proposed power model PM C of a circuit C will input a scenario of C and output cycle-by-cycle power values that are eventually used to compute the average power of the given scenario. For this purpose, PM C needs to have a set of circuits Cen C ¼ fCen 1 ; . . . ; Cen i ; . . . ; Cen y g for EN C where Cen i is the circuit that compute the values of en i by using the inputs of C. Once the values of EN C for every clock cycle are computed, the corresponding power state and power value can be computed. Consequently, the proposed power model of circuit C is composed of power states PS C , power values P C , and Cen C . The size of Cen C can be comparable to that of original circuit C. Nevertheless, the proposed power model can estimate power consumption faster than the RTL or gate-level power models because of two facts. The first one is that the proposed power model can have Cen C at higher level than RTL for power estimation. The conversion from RTL to C-level (SystemC/C/C++) can be done manually or by using a commercial tool such as Carbon Model Studio [9] . The second is that the proposed power model computes the power consumption only by performing simulation. The gate-level or RTL power analysis time is composed of two significant components: the simulation time t s and the analysis time t a . Note that t a is usually much longer than t s . By using the proposed power model, we can eliminate the analysis time t a . The proposed power model can achieve much faster analysis speed than a low level power model can, see Section 4.
Power estimation for uncharacterized power states
The characterized power states and their corresponding power values are stored in a form of binary tree called a power tree in the proposed power model. A characterization sequence may not sensitize all non-redundant power states. If a user scenario sensitizes these uncharacterized power states, the power model with the incomplete power tree cannot estimate the power consumption of the scenario properly. To sensitize those power states, additional input sequences may be generated and added.
As an alternative solution, we have performed multiple linear regression based on the equations of the characterized power states PS ¼ ps 1 ; ps 2 ; . . . ; ps y and their corresponding power values P ¼ p 1 ; p 2 ; . . . ; p y . Multiple linear regression computes the coefficients fc 0 ; c 1 ; Á Á Á ; c i ; Á Á Á ; c y g for clock gating enable signals fen 1 ; Á Á Á ; en i ; Á Á Á ; en y g that comprises PS where c i is the coefficient for en i and c 0 
A power model uses equation (1) to compute the power value of an uncharacterized power state in addition to the power tree introduced earlier in this section.
Experimental results
We measured the power analysis accuracy and speed gain of the proposed power model using various IP circuits from Opencores.org [10] : universal asynchronous receiver and transceiver (UART), double floating point unit (FPU), and H.264/ AVC baseline decoder nova. Circuits are synthesized with a TSMC 130 nm process library using Synopsys Design Compiler [11] . Clock gating cells are automatically inserted by Synopsys Power Compiler. Table I shows the gate-level information of the circuits. In case of nova, two versions of gate-level netlists are synthesized: novaN and nova8. For example, the area of nova is 305 K in gate count and 99% of flipflops in nova8 are gated. Although there are 148 clock gating enable signals, only 2,086 power states are characterized, which is a vanishingly small fraction of the number of exhaustive power states 2 148 . Nevertheless, the accuracy is quite high as can be seen in Table II . One characterization sequence is used to characterize the power model for each circuit. Then, three test sequences fTS1, TS2, TS3g are used to measure the accuracies and the speed gains. UART uses a simple characterization sequence composed of single write and single read operations. Test sequences are composed of twenty writes, twenty reads, and randomly mixed writes and reads with random number of operations. FPU uses the total of fifty operations composed of addition, subtraction, multiplication, and division. The order of operations and the execution number of each operation are random. Then, test sequences are composed of different number of executions, orders, and operands of the four operations. The first three frames of the well-known video sequence Carphone [12] are used for characterization of novaN and nova8. Then, the first three frames of video sequences Bridge, Hall, and Foreman are the test sequences. The accuracy of the proposed power model is presented in terms of the error rates compared to gate-level power models in Table II . The gate-level power analysis has been performed by using Synopsys PrimeTime-PX. All circuits achieve less than 2% error rates on average. The worst case error rate 5.24% is shown for test sequence TS1 of FPU, which is mainly due to incomplete characterizations. More than 99% of cycles in TS1 hit uncharacterized power states whose power values are computed via the equation in 1. For example, a sensitized uncharacterized power state that is hit more than 40% during the application of TS1 is added to the set of characterized power states. This results in error rate of 0.33%, which is dropped by 4.91% from the previous results 5.24% shown in Table II . The quality measure of characterization sequence needs to be studied further.
In order to measure the speed gain of the proposed power models, C-level functional models of the test circuits are developed by using Carbon Model Studio. The C-level functional models and the power models are integrated in a high-level simulation tool Carbon SoC Designer [9] . Then, the power analysis time of the proposed power model is compared to that of the gate-level power analysis. The speed gains of the proposed power models are summarized in Table III . The average speed gain is more than 200 times and the best speed gain reaches more than 500 times. The time for power model generation of UART, FPU, and nova is 218, 210, and 3857 seconds, respectively. Experimental results show that the proposed power tree based power model results in less than 1% of power estimation errors on average compared to the gate-level power analysis methods. The average analysis speed of the proposed power models is 300 times higher than that of the gate-level power models. Most of all, the proposed power modeling technique can be easily automated without knowing the detail behavior of a target circuit. It is straightforward to extend this power modeling approach to dynamic and static power modeling based on data gating, power gating, and so on. The quality of a characterization sequence is very important and impacts on the accuracy of the proposed power models. Although the synthesis of high-quality characterization sequences may be hard, the quality of a characterization sequence should be measurable quantitatively. This is one of the research areas on which we plan to work.
